Error message

  • Warning: Creating default object from empty value in ctools_access_get_loggedin_context() (line 1411 of /var/www/html/sites/all/modules/ctools/includes/context.inc).
  • Warning: Creating default object from empty value in ctools_access_get_loggedin_context() (line 1411 of /var/www/html/sites/all/modules/ctools/includes/context.inc).

VLSI LAB

Objectives

This Laboratory is equipped with Cutting-Edge Technology EDA Tools such as Synopsys for IC design and validation, Xilinx ISE for IP-core design and validation, and advanced equipments which support for conducting the UG/PG labs and also research activities in  PhD level.

Main Equipment’s Available

1.Synopsys Tool  

Synopsys is one of  the world’s most advanced tools for silicon chip design, verification, IP integration, and application security testing.

2.Altera DE2-115 Development and Education Board

DE2-115 offers an optimal balance of low cost, low power and a rich supply of logic, memory and DSP capabilities

3.Basys-3 FPGA Board

Board has complete ready-to-use hardware, a large collection of on-board I/O devices, all required FPGA support circuits, and development tools.

4.Analog discovery 2 with parts kit

Digilent Analog Discovery 2 is a USB oscilloscope and multi-function instrument that allows users to measure, visualize, generate, record, and control mixed-signal circuits of all kinds.

5.Some of the Practical Project Experiments:

Digital circuits designing in Verilog and analog circuits design

 Xilinx:  Simulation and Synthesis

Synopsys:

  1. Simulation
  2. Netlist, Area, Power, Timing Reports Generation
  3. Layout Generation
  4. Post Layout Simulation And   Analysis

 

English