

नेशनल इंस्टीट्यूट ऑफ इलेक्ट्रॉनिक्स एंड इंफॉर्मेशन टेक्नोलॉजी, चेन्नई

National Institute of Electronics and Information Technology, Chennai


Autonomous Scientific Society of Ministry of Electronics & Information Technology (MeitY), Govt. of India

ISTE Complex, 25, Gandhi Mandapam Road, Chennai - 600025

Course Prospectus

Online Internship in FPGA Prototyping using Verilog HDL

Mode: Online



For Registration visit: <https://reg.nielitchennai.edu.in/>

Website: <https://nielit.gov.in/chennai/index.php>

Index

| Topic | Page No. |
|---------------------------------------|-----------------|
| Objective of the Course..... | 4 |
| Outcome of the Course..... | 4 |
| Full Flow of Course..... | 4 |
| Course Structure | 5 |
| Course Fees | 5 |
| Registration Fee | 5 |
| Eligibility..... | 5 |
| Number of Seats..... | 6 |
| How to Apply | 6 |
| Registration Procedure..... | 6 |
| Selection Criteria of candidates..... | 6 |
| Admission..... | 7 |
| Discontinuing the course..... | 7 |
| Location and how to reach..... | 7 |
| Placement..... | 7 |
| Important Dates..... | 8 |
| Examination & Certification..... | 8 |
| Lab Infrastructure Details | 9 |
| Faculty Details..... | 9 |

Course Prospectus

Course Name: Online Internship in FPGA Prototyping using Verilog HDL

Course Code: ES 101

Duration: 30 Hrs

Last Date of Registration: 28-05-2023

Date of publishing Provisional Selection List: 30-05-2023

Course Start Date: 31-05-2023

Fee Details:

Registration cum Course Fee- Rs. 1500/-

Preamble:

VLSI Design has become more and more common as a core technology used to build electronic systems. By integrating soft-core or hard-core processors, these devices have become complete systems on a chip, steadily displacing general-purpose processors and ASICs. In particular, high-performance systems are now almost always implemented with FPGAs.

As per the recently published data, there are over 20,000 engineering professionals working in more than 150 companies in the chip designing industry and there is a huge demand for high-quality trained manpower in this field. This program will enhance the career opportunities of the participants in upskilling/reskilling in Verilog hardware description language (HDL) and its use in programmable logic design. The emphasis is on the synthesis constructs of Verilog HDL; however, it will enable the participant to use FPGA architecture for a given application along with practical design skills state of the art software tools for FPGA development, and solve critical digital design problems implemented in FPGAs to achieve industry level design skills.

Objective of the Course:


Program aims to enable participants to design reusable Intellectual Property (IP) Cores as building blocks using Verilog HDL and implement them in FPGA. In this process, participants will acquire expertise on entire logic design process and will be able to take on the challenges posed by chip design industry.

Outcome of the Course:

After successful completion of this Course, students will be able to:

- Understand brief history, present and future and Design Cycle of VLSI technology.
Understand the Design Cycle of VLSI.
- Understand Verilog programming syntax. Level of Abstraction in Verilog programming writing and simulating test benches in Verilog.
- Design and Develop IPs for VLSI using Verilog HDL and prototype them on FPGAs
- Emulate, debug & Characterize reusable IPs

Full Flow of Course



Course Structure

This internship program contains a total of 6 modules Candidate need to qualify each module to qualify for the Online Internship in FPGA Prototyping using Verilog HDL

| Module Code | Module Name | Duration(in Hours) |
|-----------------------|--|--------------------|
| ES 101 | Introduction to Digital Electronics | 3 |
| ES 102 | Basics of Digital VLSI Technology | 3 |
| ES 103 | Fabrication Process and Layout Design Rules | 3 |
| ES 104 | Digital CMOS Design | 3 |
| ES 105 | Hardware Modelling Using Verilog | 6 |
| ES 106 | FPGA Based Digital System Design Module | 12 |
| Total Duration | | 30 |

Registration Fee cum Course Fee: Rs. 1500/-

(Non-Refundable if candidate is selected for admission but did not join and if a candidate has applied but not eligible.)

However, the above registration fee shall be refunded on few special cases as given below

- ✓ Candidates are eligible but not selected for admission.
- ✓ Course postponed and new date is not convenient for the student.
- ✓ Course cancelled.

Eligibility

Final Year Polytechnic Diploma in Electronics/Electrical/ Instrumentation

Or 3rd semester onwards B.E/B.Tech in Electronics/Electronics & Communication/ Electrical/ Electrical & Electronics/Instrumentation or equivalent

Number of Seats: 30 – Total

Note: Seats are allocated based on the merit of the Qualification.

How to Apply?

Candidates can apply online in our website <http://reg.nielitchennai.edu.in>. Payment towards non-refundable registration fee can be paid through any of the following modes:

- ✓ Online transaction: Account Name: NIELIT CHENNAI, Account No: 31185720641, Bank name: State Bank of India (SBI), Branch: Kottur (Chennai), IFSC Code: SBIN0001669.
- ✓ Pay through UPI Mobile Apps

Note: The Institute will not be responsible for any mistakes done by either the bank concerned or by the depositor while remitting the amount into our account

Last date of Registration: 28-05-2023

Registration Procedure

All interested candidates are required to fill the Registration form online with registration fees before **28th May, 2023** with all the necessary information.

Selection Criteria of candidates

The selection to the course shall be based on the following criteria:

Selection of candidates will be based on their marks in the qualifying examination subject to eligibility and availability of seats.

- ✓ The first list of Provisionally Selected Candidates will be published on NIELIT Chennai website (www.nielit.gov.in/chennai) **30th May, 2023** by **5:00 PM**. In case of vacancy, an additional selection list will be prepared and the selection will be intimated by email only.
- ✓ Following documents of candidates will be verified(from the registration portal):
 - Self-attested Copies of Proof of Age, Qualifying Degree (Consolidated Mark sheet & Degree Certificate/Course Completion Certificate), 10th and 12th mark sheets.
 - One passport-size photograph(to be uploaded to the registration portal).
 - Self-attested copy of Govt. issued photo ID card
 - AADHAR Copy
- ✓ Selected candidates are requested to upload the proof of remittance of fee on the registration portal and also send the proof of remittance of fee as email to [ishant\[at\]nielit\[dot\]gov\[dot\]in](mailto:ishant@nielit.gov.in) / [trng\[dot\]chennai\[at\]nielit\[dot\]gov\[dot\]in](mailto:trng@nielit.gov.in).

Admission:

All provisionally selected candidates whose documents are verified and paid the fees and verified by accounts section of NIELIT Chennai will get a welcome message in his/her login ID provided during registration. The Credential and URL for online portal will be shared through WhatsApp or email.

Discontinuing the course

- ✓ No fees (including the security deposit) under any circumstances, shall be refunded in the event of a student who have completed the process of admission or discontinuing the course in between. No certificate shall be issued for the classes attended. Only Grade Sheet will be issued.
- ✓ If candidates are not uploading consecutive 3 assignments within assigned time their candidature will be cancelled without any notice and all fees paid will be forfeited.
- ✓ If candidates are not appearing for any internal examinations/practical their candidature will be cancelled without any notice and all fees paid will be forfeited

Course Timings:

This program is a practical oriented one and hence there shall be more lab than theory classes. The cloud based online theory classes will be on forenoon and lab session will be conducted mostly on afternoon time.

Address:

National institute of Electronics and Information Technology
ISTE Complex, No. 25, Gandhi Mandapam Road, Chennai – 600025
Telephone:044-24421445

Course enquiries

Students can enquire about the various courses either by phone or by email of the course coordinator:

Course Coordinator: Ishant Kumar Bajpai, Scientist 'D'

Email: ishant@nielit.gov.in

Mobile(WhatsApp): 09445240125

Placement:

Students, who have completed the course successfully and qualified, will be given placement guidance and career counselling to crack the interviews.

Important Dates

Last Date of Registration: 28-05-2023

Date of publishing Provisional Selection List: 30-05-2023

Course Start Date: 31-05-2023

Examination & Certification

- ✓ Final Certificates will be issued after successful completion of all the modules. For getting a internship certificate a candidate has to pass each module individually with minimum required marks of 50%.

Examination Scheme

Examination scheme for each module is as follows:

| Module Name | Total Marks | Written | Practical / Assignment |
|---|-------------|-----------|------------------------|
| Introduction to Digital Electronic | 50 | 10 | 40 |
| Basics of Digital VLSI Technology | 50 | 10 | 40 |
| Fabrication Process and Layout Design Rules | 50 | 10 | 40 |
| Digital CMOS Design | 50 | 10 | 40 |
| Hardware Modelling Using Verilog | 75 | 20 | 55 |
| FPGA Based Digital System Design Module | 125 | 25 | 100 |
| Total | 400 | 85 | 315 |

Lab Infrastructure Details:

Hardware Facilities:

- ✓ FPGA-Zed Board,
- ✓ Kintex, Virtex, Zynq,
- ✓ DE0 Development,
- ✓ Anvyl & Atlys Spartan-6,
- ✓ Zybo Board

Software Facilities:

- ✓ Xilinx Vivado
- ✓ Xilinx Vitis
- ✓ Matlab

Faculty Deatils



Ishant Kumar Bajpai

Scientist 'D'

Ishant Kumar Bajpai, Scientist 'C', NIELIT Chennai Has more than 10 years of experience in the Coordination and Implementation of funded projects in the area of IoT and VLSI with the application in Biomedical & Automotive. He has successfully executed 1 funded capacity-building project in Karnataka & Kerala State and was involved in the implementation of 4 skill development /capacity-building projects funded by MeitY in the states of Tamil Nadu, Andhra Pradesh, and Telangana. Before joining NIELIT, he was working as a Scientific Officer in the IT Research Academy Division of Digital India Corporation (erst. Media Lab Asia), where he was involved in the Project Planning, Design, and Implementation of projects in the domain of Mobile Computing, Networking & Applications



ANUMOL C S

Resource Person- (Embedded & VLSI)

Anumol C S, Resource Person- Embedded and VLSI having knowledge in VLSI domain with the background of MTech in Electronics and Communication Engineering.

Annexure

Detailed Syllabus of the Course

ES 101: Introduction to Digital Electronics

Duration: 3 Hours

Course Description

- Number System
- Logic Gates
- Latches and Flip Flops
- Combinational Logic Circuit
- Sequential Logic Circuit

ES 102: Basics of Digital VLSI Technology

Duration: 3 Hours

Course Description

- Historical Perspective.
- VLSI technology trends performance measures and Moore's law comparisons of technology trends.

- Introduction to the family of Transistor.
- Basics of CMOS Transistor
- MOSFET Fabrication Process
- INVERTERS
- VLSI Design Flow
- Introduction to ASIC & FPGA

ES 103: Fabrication Process and Layout Design Rules

Duration: 3 Hours

Course Description

- Fabrication Process and Layout Design Rules
- Introduction to fabrication Process.
- General Aspects of CMOS Technology.
- CMOS Inverter Fabrication Process.
- Layout Design Rules.
- Semi-Custom Design Flow
- Full-Custom Design Flow

ES104: Digital CMOS Design

Duration: 3 Hours

Course Description

- CMOS Inverter Basics.
- Inverter Transfer Characteristics.
- Inverter sizing.
- Inverter Design.
- Other types of Inverter and its problem.

ES105: Hardware Modelling Using Verilog

Duration: 6 Hours

Course Description

- Introduction to Verilog

- Programming Structure
- Level of Abstraction
- Data Type
- Behavioural Modelling and Timing
- Verilog PROCEDURAL ASSIGNMENT
- Introduction to BLOCKING NON-BLOCKING ASSIGNMENTS in Verilog
- Verilog Functions
- Verilog User Defined Primitives
- Writing Very First Program
- WRITING TEST BENCHES in Verilog
- Verilog Simulation Basics

ES 106: FPGA Based Digital System Design Module

Duration: 12 Hours

Course Description

- Introduction to Programmable Logic and FPGAs
- Architecture of popular Xilinx FPGAs
- FPGA Design Flow Xilinx Vivado®
- Advanced FPGA Design tips
- Logic Synthesis for FPGA
- Implementation Details and optimization techniques
- Static Timing Analysis
- Introduction to AXI4/Avalon Interfaces
- Design problems using Xilinx® Platforms
- Case Studies on FPGA-Based implementations

&&&&