1. Show a block schematic of a hardware construction for implementing the following control function:
   \( P: R2 \leftarrow R1 \) where \( R1 \) and \( R2 \) both are \( n \) bit registers.

2. Each line of an assembly language program is arranged in certain number of fields. Specify these fields and show the information provided by each field.

3. Explain the difference between hardwired control and micro-programmed control. Is it possible to have a hardwired control associated with a control memory?

4. Explain Register Indirect mode of addressing instruction. What is the advantage of defining this mode of addressing?

5. Explain in brief, superscalar processor architecture.

6. What major differences exist between the CPU and peripherals?

7. Why is the cache memory employed in computer systems?

2.

a) Design a 4 bit arithmetic circuit using a 4 bit adder and 4 multiplexers which generates the eight arithmetic operations shown in the following table:

<table>
<thead>
<tr>
<th>Select</th>
<th>Input</th>
<th>Output</th>
<th>Microoperation</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S_1 )</td>
<td>( S_0 )</td>
<td>( C_{in} )</td>
<td>( Y )</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>( \overline{B} )</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>B</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

b) Although there are 16 logic microoperations, most computers use only four, which are listed in the following function table:

<table>
<thead>
<tr>
<th>Select</th>
<th>Output</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S_1 )</td>
<td>( S_0 )</td>
<td>( E = A \cdot B )</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>( E = A + B )</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>( E = A \oplus B )</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>( E = \overline{A} )</td>
</tr>
</tbody>
</table>

Using 4 gates (as required) and a multiplexer, draw a logic diagram of one stage of a circuit.

c) In the basic computer, the OR operation is not available as a machine instruction. Write a program to perform the OR operation using AND, CMA, STA and LDA instructions.
3.  
   a) The following transfer statements specify a memory operation. Explain the memory operations in each case.
   i)     R2 ← M [AR]
   ii)    M [AR] ← R3
   iii)   R5 ← M [R5]
   
   b) Define stack and stack pointer as applied to a microprocessor. What do you understand by the PUSH and POP instructions for insertion and deletion of items?
   
   c) Write programs to evaluate the arithmetic statement:
      \[ X = (A + B) \times (C + D) \]
      using
      i)     3 – address instructions
      ii)    2 – address instructions
      iii)   1 – address instructions
      iv)    Zero – address instructions

4.  
   a) Discuss the essential goals of CISC and RISC architecture? Describe the major characteristics of CISC and RISC processor.
   
   b) Suppose that we want to perform the combined multiply and add operations with a stream of numbers as follows:
      \[ A_i \times B_i + C_i \]
      for \( i = 1, 2, 3, \ldots, 7 \)
      Implement each suboperation in a segment within a pipeline. Draw a block diagram and show the content of registers in pipeline for each clock cycle.

5.  
   a) Design an array multiplier circuit that multiplies a binary number of four bits with a number of three bits to produce a product of seven bits using two 4 bit adders and required number of AND gates.
   
   b) Draw a block diagram for data transfer from I/O device to CPU through an interface.
   
   c) Explain the terms: bus request and bus grant as applied to direct memory access (DMA). What is the purpose of cycle stealing?

6.  
   a) Enumerate the most striking difference between an I/O processor and a data communication processor, for communicating with the I/O devices.
   
   b) Explain the concept of Branch delay.
   
   c) Define a term “Virtual memory” as applied in large computer systems.
   
   d) Describe the purpose of basic components of a memory management system as applied to multiprogramming environment.

7.  
   a) Differentiate between tightly coupled multiprocessor and loosely coupled multiprocessor. Which is more efficient in terms of interaction between tasks?
   
   b) Draw a block schematic for implementing a dual system bus structure for multiprocessors showing CPU, IOP, local memory and system bus controller.
   
   c) What are the advantages and disadvantages of the SISD and MISD architecture?
   
   d) Explain 4 major groups on which Flynn’s classification is divided? What are the attributes on which, this classification depends?