NIELIT Gorakhpur

Course Name: A Level (1st Sem) Subject: CO

<u>Topic: Instruction Format</u> <u>Date: 28-05-20</u>

<u>Instruction Format:</u> Instructions are classified not only on the basis of reference. Another way to classify instructions is to watch how many address fields are being used by the instruction at once. The instructions having more address fields are more complex to execute than those who have less number of address fields. Following is a list of all such instructions:

- Three-Address Instructions
- Two-Address Instructions
- One-Address Instructions
- Zero-Address Instructions

<u>Three-Address Instructions:</u> These instructions use three discrete but relevant addresses together. Two of these three are used for operands while the third one is used as destination of the result.

Expression: (A + B) * (C + D)

| Operation | Addresses | | | Description |
|------------|-----------|----|--------|--|
| ADD ADD | R1 R2 | A | B B | $R1 \leftarrow M [A] + M [B]$ $R2 \leftarrow M [C] + M [D]$ |
| MUL | R3 | R1 | R2 | $R3 \leftarrow R1 * R2$ |

<u>Two-Address Instructions:</u> These instructions use only two addresses at a time. MOV operation works well in these instructions. Results are stored in registers of CPU.

Expression: (A + B) * (C + D)

| Operation | Addresses | | Description | |
|-----------|-----------|----|----------------------------|--|
| MOV | R1 | A | R1 ← M [A] | |
| ADD | R1 | В | $R1 \leftarrow R1 + M [B]$ | |
| MOV | R2 | C | $R2 \leftarrow M[C]$ | |
| ADD | R2 | В | $R2 \leftarrow R2 + M [D]$ | |
| MUL | R1 | R2 | R1 ← R1 * R2 | |
| MOV | R3 | R1 | R3 ← R1 | |

NIELIT Gorakhpur

<u>One-Address Instructions:</u> These instructions use just one address and all operations are performed in Accumulator. LOAD and STORE operations are used frequently. LOAD operation loads an operand from memory to AC. Similarly STORE operation stores the result from AC to memory.

Expression: (A + B) * (C + D)

| Operation | Addresses | Description |
|-----------|-----------|----------------------------|
| LOAD | Α | AC ← M [A] |
| ADD | В | $AC \leftarrow AC + M [B]$ |
| STORE | T | $M[T] \leftarrow AC$ |
| LOAD | C | $AC \leftarrow M[C]$ |
| ADD | D | $AC \leftarrow AC + M [D]$ |
| MUL | T | $AC \leftarrow AC * M [T]$ |
| STORE | Т | $M[T] \leftarrow AC$ |

<u>Zero-Address Instructions</u>: These instructions are unique since the operations are performed by using a stack. Here AC is of no use. A stack of registers is used to execute instructions. In terms of mathematical expressions, Infix are first transformed into Postfix and then stacks perform the operations. PUSH and POP are the frequent operations here.

Expression: (A + B) * (C + D)

It's Postfix form is: A B + C D + *

| Operation | Addr | esses Description |
|-------------|------|--|
| PUSH | Α | TOS ← M [A] |
| PUSH | В | TOS ← M [B] |
| ADD | | $TOS \leftarrow M[A] + M[B]$ |
| PUSH | C | TOS ← M [C] |
| PUSH | D | TOS ← M [D] |
| ADD | | $TOS \leftarrow M[C] + M[D]$ |
| MUL | | $TOS \leftarrow (M [A] + M [B]) * (M [C] + M [D])$ |
| POP | T | M [T] ← TOS |

NIELIT Gorakhpur

Assignment:

- **1.** What are different instruction formats?.
- 2. Write three address and two address instruction codes for the following-((A + B + C) * D) + E)