Verilog Programming

Objective

The objective of the course is to take a lab-oriented hands on practical approach for learning Verilog Programming via examples with more complete discussion. Numerous examples are provided to Learn and Re-Learn.

Eligibility

B.E. - B.Tech. / B.Sc. - M.Sc. / 3-Years Diploma pursuing or qualified in Electronics or Electrical or Instrumentation or Computer Science or IT or Equivalent / BCA or MCA pursuing or qualified

Prerequisite

- Candidate must have latest computer/laptop with preferably 4 GB RAM or higher and Graphics Card (2 GB)
- Software: Modelsim Altera (Freeware can be downloaded from https://modelsim-altera-starter-edition.software.informer.com/13.1/)
- Internet connection with good speed (preferably 2 Mbps or higher)

Course Fees

Rs. 700/- incl. GST & all other charges.

Certificate

Certificate will be provided to the participants, based on minimum 75% attendance and on performance (minimum 50% marks) in the online test, conducted at the end of the course.

Methodology

- Instructor-led live classes.
- Instructor-led hands-on lab sessions.
- Content Access through e-Learning portal.
- Assessment and Certification

How to Apply

Step-1: Read the course structure & course requirements carefully.
Step-2: Visit the Registration portal and click on apply button.
Step-3: Create your login credentials and fill up all the details, see the preview and submit the form.
Step-4: Login with your credentials to verify the mobile number, email ID and then upload the documents, Lock the profile and Pay the Fees online, using ATM-Debit Card / Credit Card / Internet Banking / UPI etc.
### Course Content

<table>
<thead>
<tr>
<th>Day</th>
<th>Topic</th>
<th>Day</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Day#01</td>
<td>Introduction to Verilog</td>
<td>Day#02</td>
<td>&quot;Always&quot; Block for Beginners</td>
</tr>
<tr>
<td>Day#03</td>
<td>All Modeling Styles</td>
<td>Day#04</td>
<td>Verilog Data Types</td>
</tr>
<tr>
<td>Day#05</td>
<td>Verilog Operators</td>
<td>Day#06</td>
<td>GENERATE Statement CONDITIONAL Statement</td>
</tr>
<tr>
<td>Day#07</td>
<td>CASE Statement</td>
<td>Day#08</td>
<td>TEST BENCH</td>
</tr>
<tr>
<td></td>
<td>CASE GENERATE Statement</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Day#09</td>
<td>FSM in Verilog</td>
<td>Day#10</td>
<td>Mealy and Moore State Machine Design</td>
</tr>
</tbody>
</table>

## Course Coordinator

**Sh. A.G. Rao (DD-T)**  
NIELIT Gorakhpur,  
Email: agrao@nielit.gov.in  
Mobile Number: 8317093870

**Sh. Bhairav Mishra (STO)**  
NIELIT Gorakhpur,  
Email: bmishra@nielit.gov.in  
Mobile Number: 8317093885

[CLICK HERE TO REGISTER]