Error message

  • Warning: Creating default object from empty value in ctools_access_get_loggedin_context() (line 1411 of /var/www/html/sites/all/modules/ctools/includes/context.inc).
  • Warning: Creating default object from empty value in ctools_access_get_loggedin_context() (line 1411 of /var/www/html/sites/all/modules/ctools/includes/context.inc).

Internship Requirement

NIELIT Calicut is engaged in R & D Projects, high end training programs in VLSI, ASIC Design and Verification, VLSI Physical Design etc. NIELIT Calicut is included as participating institute in Special Manpower Development Program-Chips to System Design Project along with IITs, NITs and other National institutes. As part of this project we are developing an Array beamformer ASIC, a single chip solution for under water acoustic Imaging/SONAR Applications. Apart from this, under ‘Make in India’ initiative by Govt. of India, NIELIT Calicut is developing an Indigenous Ultrasound scanner.

In view of these we are offering students from reputed colleges to be a part of our prestigious projects. M.Tech students pursuing second year can do their M.Tech thesis as internship. The internship will be unpaid, but students will get exposure to a challenging R & D environment.

As part of our R & D project’s plan, the topics identified to execute as part of M.Tech project are given in the attached list.

The project coordinator,

Mr. Jayaraj.U.Kidav,

Scientist ‘D’, NIELIT, Calicut

jayaraj@calicut.nielit.in.

Mob: 9595642541

 

English