## ADMISSION BROCHURE

for

M. Tech Courses 2017-18 Batch

in

Embedded Systems (ES) &

**Electronics Design Technology (EDT)** 

of

# NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY (NIELIT, CALICUT)



An Autonomous Scientific Society,
MINISTRY OF COMMUNICATIONS AND INFORMATION TECHNOLOGY
GOVERNMENT OF INDIA

PB No. 5, NIT Campus P.O, Calicut, Kerala-673 601

Ph: +91-495-2287266; Fax: +91-495-2287168

Email: <a href="mailto:mtech@calicut.nielit.in">mtech@calicut.nielit.in</a>

www.nielit.gov.in/calicut

## **CONTENTS**

SI No	Item	:	Page No
1.	About Us	:	3
2.	Objective & Outcome Of the Course	:	4
3.	Eligibility Criteria	:	5
4.	Sponsored Seats	:	6
5.	Selection Of Candidates	:	6
6.	Fees	:	7
7.	Fee Payment Mode	:	7
8.	Scholarship	:	8
9.	Discontinuing The Course & Refund Of Fees	:	8
10.	Ragging Cases		9
11.	Who Should Apply?	:	9
12.	How To Apply?	:	9
13.	Counselling	:	10
14.	Important Dates	:	11
15.	Telephone Numbers	:	11
16.	Address For Correspondence	:	11
17.	Lab Facilities	:	11
18.	Location & How To Reach?	:	12
19.	Sponsorship Certificate	:	13
20.	Non-Creamy Layer Certificate	:	14
21.	Documents to be enclosed along with the application	:	15
22.	Previous Year Gate Cut Off Score	:	15

#### About us

National Institute of Electronics and Information Technology (NIELIT) is an autonomous body of Ministry of Communications & Information Technology, Govt. of India. It is Premier Organization for Education, Training, R&D and Consultancy in Electronics & IT.

The history of NIELIT dates back to 1974 when the Department of Electronics (DoE) now Ministry of Electronics & Information Technology (MeitY), Government of India and the University Grants Commission (UGC) set up the first CEDT within the premises of Indian Institute of Science, Bangalore with assistance from Swiss Development Corporation. The objective was to bridge the gap between the academic institutions and industries. A decade after the successful running of CEDT, Bangalore, the then Department of Electronics (DoE), initiated a programme to set up similar centres in other parts of the country with a wider objective to develop human resources at different levels and in different specialized areas of Electronics Design. CEDT Calicut was established in 1989. Later in 2011, it was renamed as NIELIT Centre Calicut.

The present infrastructure is developed in 25 Acre campus and houses state of the art laboratory facilities as well as hostels, guest house, Canteen, 24x7 wifi, ATM etc in lush green scenic ambience. The unique Kerala style architecture of the buildings, its proximity to world class institutions like NIT & IIM, makes it one of the best NIELIT Centres in the country.

The institute is engaged in the conduct of industry oriented quality education and training in the state-of-the-art areas through various formal and non-formal programs. The Centre is an implementing agency for various Government Schemes related to human resource development in the field of Information, Electronics & Communications Technology (IECT). The centre is also engaged in R & D activities and provides product development and industrial consultancy services.

The center has 5 excellent laboratories, fully equipped with the latest systems and development tools in the area of **Embedded Systems, IoT, VLSI, Product Engineering, Information Technology , Process Control& Instrumentation .** Large collections of reference books in the above areas are accessible to the students from the Centre's library in addition to IEEE online journal access & NKN connectivity. All the labs, library and office are connected through the Central network and students can retrieve information from their terminals itself and through well connected wi-fi system. The fully furnished NIELIT, Calicut hostel (ladies & men's) in the campus can accommodate around 200 students.

The Institute has highly qualified and best available talents in the fields, as its faculty who have undergone specialized training in various International Universities and Industries in USA, UK, Germany, Netherlands etc. and with many years of experience in Embedded Systems. This includes post graduate and graduate engineers having ample teaching and industrial/R&D experience and highly skilled technical support staff to assist the faculty and students in their activities.

#### **Our Objectives**

- To undertake Product Development, Contract Research, and Consultancy.
- To provide technical support to Industries in Application of Electronics and IT
- To develop Entrepreneurs and Designers in Electronics and IT.
- To train manpower in Electronics Product Design, Manufacturing, Maintenance, and IT
- To impart quality IT training through National Level Examination and Certification

#### **Our Vision**

To be the leader in the development of industry oriented quality education and training and be the country's premier Institution for examination and certification in the field of Information, Electronics and Communications Technology (IECT).

### M. Tech PROGRMAS

Following two M Tech programs are approved by AICTE and affiliated to Dr APJ AK Technological University kerala

## 1. Courses in Embedded Systems (ES)

## 2. Electronics Design Technology (EDT)

Above M.Tech programs are of two years duration having four semesters. These courses focus on practical design aspects of Embedded Systems and Electronic Product Design and are intended for students who wish to work in the Industry as Design Engineers. The core and elective papers are practical oriented. This program is also an excellent one for those aspiring to take teaching as a profession.

To maximize the engineering, design and problem solving skills of the students and to become more adaptable to real life situations, project work in Industry is very helpful. This not only provides an opportunity to the students to have real life problem solving experience/ project work, but would also help them to apply their class room/ Laboratory knowledge to live situations. To achieve this objective, students are given the option to do the project work at reputed industries.

#### **Objective of the Course**

To mould fresh electronics engineers and to upgrade working engineers to high caliber Embedded System Designers and Electronics Product Designers by enhancing their knowledge and skills in various hardware and software design aspects of Electronic Systems. These courses cover a range of topics of immediate relevance to industry and make the students suitable for working in industries engaged in Embedded System and Electronic Product development. These courses also provide an excellent foundation for those wishing to engage in application research in this rapidly developing area.

#### **Outcome of the Course**

- Participants get exposure to different families and architectures of Embedded System such as Microcontrollers, DSPs, FPGAs, RTOS etc.
- Participants will develop the expertise required to design electronic products, embedded system hardware and software using the above tools and become industry ready.
- Participants become highly proficient in Embedded Software particularly in real-time programming

#### UNIVERSITY AFFILIATION

M.Tech courses are affiliated to Kerala Technological University (KTU).

#### AICTE APPROVAL

M.Tech courses are approved by AICTE.

#### **DISTRIBUTION OF SEATS**

M.Tech in Embedded Systems, Electronics Design Technology has 18 seats each. Reservations shall be as per the existing government rules.

The seat distribution in each M.Tech is as given below.

General (including Physically handicapped &SEBC) 10 SC/ST 3 Sponsored 5

#### ELIGIBILITY CRITERIA FOR M.TECH COURSES

- a. The candidate shall be an Indian National
- b. The candidate should have passed the B.Tech course or equivalent from an institution approved by the All India Council for Technical Education.
- c. The eligible branches of engineering for each M.Tech are given under the eligibility criteria.
- d. Candidates should have a minimum of 60% aggregate marks in the engineering degree examination. For SC/ST candidates, a pass in the engineering degree course is sufficient. For SEBC/PWD candidates, a minimum of 54% (aggregate) marks in the Engineering Degree examination is mandatory.
- e. Admission shall normally be restricted to those candidates who have a valid GATE Score.
- f. <u>However Non GATE candidates can also apply</u>. They will be considered against the vacancies due to lack of candidates with valid GATE score. These unfilled GATE seats will be filled with NON GATE candidates from Kerala State. They have to produce nativity certificate. If seats are still remaining vacant, candidates from other states will be considered for admission.
- g. GATE score is not needed for Sponsored candidates.
- h. Candidates who have passed AMIE/AMIETE Examination in Electronics and satisfying the following conditions are also eligible for admission.
  - a. They must have a valid GATE score
  - b. A Minimum marks of 55% in section B in AMIE/AMIETE Examination
  - c. Minimum 3 years of professional experience in the field of specialization after acquiring the qualifying degree.
- i. GATE qualified candidates who have appeared for the final semester examination may also apply provided he / she has passed all the subjects up to and including the 6th semester. Those who are having valid GATE score and who are waiting for the result of the supplementary examinations of the above or previous semesters can also apply. Confirmation of admission of such candidates shall be subject to the production of qualifying degree -satisfying clauses (a) to (d) as applicable on or before September 30, 2017. Such candidates may be considered for provisional admission. Any candidate admitted provisionally as mentioned above shall have to discontinue the course, if he/she does not produce the final complete mark list and provisional/ degree certificate on or before 30.09.2017.

The eligibility for the two M.Tech courses is as given below.

#### I. ELIGIBILITY FOR EMBEDDED SYSTEMS (ES)

a. The candidate should have a B.E./B.Tech in Electronics and Communication/ Electrical and Electronics/ Applied Electronics and Instrumentation/ Instrumentation and Control/ Electronics and Instrumentation/ Electronics/ Computer Science/ Computer Science and Engg./ Information Technology/ Biomedical Engg./ Electronics and Biomedical Engg./ Biomedical Instrumentation

Engg. subjects approved by the KTU and AICTE.

b. Valid GATE score in Electronics/ Electrical/ Instrumentation/ Computer Science/ IT/ Biomedical engineering subjects.

#### II. ELIGIBILITY FOR ELECTRONICS DESIGN TECHNOLOGY (EDT)

- a. The candidate should have a B.E./B.Tech in Electronics and Communication Engg./ Applied Electronics and Instrumentation Engg./ Electronics and Instrumentation Engg./ Instrumentation and Control Engg./ Electronics and Biomedical Engg. subjects approved by the KTU and AICTE.
- b. Valid GATE score in Electronics/ Instrumentation/ Biomedical engineering subjects.

#### SPONSORED SEATS

A sponsored candidate must have at least **three years** of service on the date of application. Their employers must sponsor them and relieve them to pursue the programme for the full duration of the course. GATE score is not needed for sponsored candidates.

Candidates from Central/State Govt. Institutions, Public Sector Organizations and reputed Private Organizations will be considered in this category. Teachers sponsored from AICTE recognized Engineering Colleges will also be considered in this category.

#### SELECTION OF CANDIDATES

The admission to the course shall be based on the following criteria:

- 1. For **General and SC/ST** category admission, preference shall be given to candidates who have a valid GATE score.
- 2. Should have passed the B.Tech/B.E course with a minimum of 60% marks.
- 3. SC/ST candidates should have minimum pass mark.
- 4. SEBC/PWD candidates should have a minimum of 54% (aggregate) marks in the Engineering Degree examination.
- 5. Should have valid GATE Score (see the eligibility criteria for each M.Tech)
- 6. Any seats unfilled by eligible GATE qualified candidates shall be filled with NON GATE candidates with preference to students from KERALA state, the selection of which shall be based on marks in the qualifying degree examination. They should produce nativity certificate.
- j. GATE qualified candidates who have appeared for the final semester examination may also apply provided he / she has passed all the subjects up to and including the 6th semester. Those who are having valid GATE score and who are waiting for the result of the supplementary examinations of the above or previous semesters can also apply. Confirmation of admission of such candidates shall be subject to the production of qualifying degree -satisfying clauses (a) to (d) as applicable on or before September 30, 2017. Such candidates may be considered for provisional admission. Any candidate admitted provisionally as mentioned above shall have to discontinue the course, if he/she does not produce the final complete mark list and provisional/ degree certificate on or before 30.09.2017. If they fail to meet admission criteria, the fees paid by them will not be refunded in any case.
  - 7. In the case of students with the same GATE score then the selection shall be based on the marks in the Qualifying degree.
  - 8. In case a tie still exits, the selection shall be based on the marks in the next lower degree.

- 9. For **Sponsored candidates**, minimum 3 years of experience on the date of application is required and they should produce the necessary certificates such as the Original sponsorship certificate and Original Experience Certificate at the time of counselling/admission. GATE score is not required for sponsored students. Selection of these candidates is based on marks in the qualifying examination and performance in the interview conducted by the selection committee.
- 10. Vacant Sponsored seats shall be filled with eligible candidates from the general list.
- 11. The counselling/admission will be on **07-06-2017 for all candidates**. **All are requested to attend the counselling and admission in person** on that day with the original mark lists, certificates and other necessary documents.
- 12. Admission is subject to satisfying the requirements and availability of seats. Attending the counselling does not guarantee admission.
- 13. Candidates offered admission will have to remit the one-year fees or at least one-semester fees on the same day of counselling, failing which the admission is not guaranteed.
- 14. Transfer Certificate issued from the institution last attended must be produced at the time of admission.

#### **FEES**

Fees shall be Rs 65,000/- per semester which includes the semester tuition fees of Rs 50,000/- and special laboratory tuition fees of Rs 15,000/-. University affiliation fees is approximately Rs 3,500/-. Refundable caution deposit is Rs 5,000/-. The semester fee is excluding the hostel and food charges. Other university fees shall be extra for students of all categories. Semester exam fees shall be as decided by KTU from time to time.

#### SC/ST students are eligible for full tuition fee waiver.

	Sem1	Sem2	Sem3	Sem4
General & Sponsored				
Tuition & Lab fees	65,000/-	65,000/-	65,000/-	65,000/-
University Affiliation fees	3,500/-			
Refundable caution deposit	5,000/-			
Total	73,500/-	65,000/-	65,000/-	65,000/-
SC/ST				
University Affiliation fees	3,500/-			
Refundable caution deposit	5,000/-			
Total	8,500/-	Nil	Nil	Nil

Candidates can pay the semester fees as well as the application processing fee of **Rs 1000.00** for general and **Rs 500.00** for SC/ST candidates either through **Demand Draft (DD) or direct online payment or by using SBI Collect**. DD should be taken in favour of 'Director, NIELIT, Calicut', payable at State Bank of India, NIT Calicut Branch (Code No. 02207).

Click here for the fee payment modes.

The fees can be paid directly into our account from any Bank where core banking facility is available. The Institute will not be responsible for any mistakes done by either the bank concerned or by the depositor while remitting the amount into our account. The candidate should provide the proof of online payment with the UTR Number/Journal ID from the branch while depositing cash directly into our account. Name of the Student, Date of Payment, Amount Deposited, Name of Bank/branch through which amount deposited, Proof of Deposit (UTR Number/Journal ID) should be provided.

THE DETAILS REQUIRED FOR DIRECT PAYMENT ARE AS GIVEN BELOW.						
1.	Bank Account No	:	31329537747			
2.	Account Type	:	Savings Bank			
3.	Account Name	:	Director NIELIT Calicut			
4.	Bank Name	:	SBI, NITC (CREC) Branch Chathamangalam			
			-02207			
5.	Bank Address	:	NIT Campus Post, Chathamangalam, Calicut,			
			Kerala - 673601			
			Ph: 0495 - 2287239			
6.	IFS Code	:	SBIN0002207			
7.	MICR	:	673002012			
8.	Mode of Electronic Transfer	:	RTGS, NEFT, ECS, CBS			

#### **RECOGNITION CERTIFICATE**

For candidates with qualifying degree from Universities and Deemed universities outside Kerala, Equivalence certificate *may be produced, if required*.

#### **SCHOLARSHIP**

All GATE qualified candidates are eligible for teaching assistantship (TA) subject to AICTE and MHRD guidelines. This facility will not be available to students admitted under Sponsored Candidates quota, Foreign Nationals and Dependants of NRIs. Disbursement of TA will only be done after the Govt. of India makes funds available. As per MHRD directives, a fellow holding TA shall not accept or hold any appointment paid or otherwise or receive any emoluments, salary, stipend etc from any source during the tenure of the award.

The students joining the programme under this category will be considered for Teaching Assistantships provided by AICTE, based on the following norms:

- (a) Students getting assistantship will be required to assist / work for courses, laboratory, or any other related academic / administrative work to the extent of 8 to 10 hours per week related to teaching and research activities as assigned by the institutions.
- (b) The students must secure first class or equivalent during the first Semester examination to become eligible for continuance of scholarship.
- (c) The student shall give an undertaking to the effect that he/she will not leave the course midway or appear for any competent Examination not related to Engineering and Technology.
- (d)The students shall not receive any emoluments, salary, stipend etc from any other

source during the course of study.

- (e) The assistantship will be available for a maximum period of 24 months and students with TA have to complete M.Tech in two years.
- (f) Assistantship will be paid on the basis of monthly attendance.

#### DISCONTINUING THE COURSE & REFUND OF FEES

- 1. In the event of a student withdrawing before the starting of the course and closing of admissions, the refund of fees shall be the Entire fee less Rs 1000/- (Rupees One Thousand only) as processing fee.
- 2. Should a student leave after joining the course and if the seat consequently falling vacant has been filled by another student before the closing of admission, the fee collected will be returned with proportionate deductions of monthly fee and proportionate hostel rent. The monthly fee shall be Rs 10833.00 (semester fees of Rs 65000.00 spread over six months per semester). The hostel rent shall be the yearly hostel fees spread over 12 months. The monthly fees and the hostel rent up to the month the student leaves shall be collected and the balance amount to be returned.
- 3. If any student admitted for M.Tech discontinues the studies after the closing of admissions in the same academic year or in subsequent academic years, to join other courses or for other purposes, he/she is liable to pay liquidated damages amounting to the fees of all the balance semesters at the rate of Rs. 65,000.00 per semester to NIELIT Calicut. This is not applicable to those who have paid all the fees in which case such fees paid shall be forfeited towards the liquidated damages. Any candidate admitted provisionally and has to discontinue the course since he/she does not produce the complete mark list and provisional/degree certificate on or before 31.08.2017 will also have to pay the full fees for all the semesters. In all such cases the Transfer Certificate will be issued only after remitting the liquidated damages to the authority concerned. Candidates belonging to SC/ST category shall be exempted from paying the liquidated damages.
- 4. If any student admitted for M.Tech avails scholarship or stipend (such as GATE scholarship or SC/ST fee reimbursement) etc and discontinues the studies after the closing of admissions in the same academic year or in subsequent academic years, to join other courses or for other purposes, he/she has to pay all the scholarship or stipend received so far back to the authority concerned.

#### **RAGGING CASES**

In case the applicant for admission is found to have indulged in ragging in the past his/her admission shall be refused or if it is noticed later that he/she has indulged in ragging in the past or is indulging in ragging during the period of the M.Tech course duration, the concerned student shall be given liberty to explain and if his/her explanation is not found satisfactory, his/her admission gets cancelled and the authority would expel the student from the institution. Further he/she has to pay a liquidated damage of Rs. 65,000.00.

#### WHO SHOULD APPLY?

Those who are seriously interested in pursuing a design career in Embedded Systems and Electronics Product Design and having an aptitude in programming as well as hardware design only shall apply. It is also expected that the student is good in electronics fundamentals and programming.

#### **HOW TO APPLY?**

1. Candidates should **apply on-line**. After filling all the required fields, a print out of the application should be taken and sent to the M.Tech coordinator, NIELIT Calicut along with the appropriate application fees. **On-line application** link is - <a href="http://regn.calicut.nielit.in/MtechApplication.aspx">http://regn.calicut.nielit.in/MtechApplication.aspx</a>

- **2.** In case the on-line mode is not possible, candidates may contact the M.Tech coordinator by mail, <a href="mailto:mtech@calicut.nielit.in">mtech@calicut.nielit.in</a> or by mobile, 9446012566.
- 3. A passport size photograph taken not earlier than 3 months is to be affixed on the Application Form. The photo in the application should be self-attested. Four more copies of the same photograph and one stamp size photograph should be produced at the time of counselling/admission.
- 4. The following documents should be enclosed along with the application:
  - i. Copies of the Mark Lists & Degree Certificate of the Qualifying Examination.
  - ii. Course Completion Certificate from the Head of the Institution last studied and attested copies of Mark Lists up to the pre-final semester/ pre-final year for those who have appeared in the qualifying examination and are awaiting results.
  - iii. Copy of the GATE Score Card (if applicable).
  - iv. Copy of professional experience for AMIE/AMIETE (if applicable).
  - v. Copy of Community Certificate in the case of Scheduled Caste/Scheduled Tribe candidates from a competent authority not below the rank of a Tahsildar.
  - vi. Copy of Community and Income certificate issued by the Village Officer in the case of candidates who claim eligibility under SEBC.
  - vii. Copy of Nativity Certificate in the case of NON GATE candidates from Kerala State issued by the Village Officer.
  - viii. Copy of proof of Date of Birth.
    - ix. Copy of Sponsorship Certificate and Experience Certificate in the case of Sponsored Candidates (if applicable).
    - x. Physical disability certificate (if applicable).
    - xi. Proof of payment of application form fee of Rs **1000.00** for general and Rs **500.00** for SC/ST candidates.
- 5. A single application form with the above amount is sufficient for both programs. Preferences should be clearly mentioned in the application form.
- 6. The application with all the above enclosures should be sent by Registered Post/Speed Post on or before 5.30 pm of 24-06-2017 so as to reach the
- 'M.Tech Coordinator, NIELIT, PB No. 5, NIT Campus P.O, Calicut 673 601 Kerala'.

#### **COUNSELLING**

**All Sponsored, GATE qualified and non-GATE candidates** have to report personally for counselling by **9.00 am on 07-06-2017** with all the necessary documents (originals and attested copies). The admission shall be from 9.30 am onwards.

The selected candidates have to pay the full fees or one-semester fees for admission on the same day. The original certificates and mark lists starting from SSLC or equivalent upto the present qualifying degree have to be submitted. Transfer Certificate in original issued from the institution last attended must be produced at the time of admission.

All candidates awaiting result, who have shown proof of passing on the counselling day and are taking admission, have to pay the full one year academic fees. Their admission gets cancelled if they are unable to produce the complete mark lists and provisional/degree certificate on or before 30.09.2017 and if they fail to meet admission criteria. The fees paid by them will not be refunded under any circumstances except the caution deposit.

#### **COUNSELLING INTIMATION**

All the GATE candidates who apply shall have to be present in person for the counselling on 07-06-2017. There shall not be any separate intimation for the counselling.

IMPORTANT DATES				
Commencement of Issue of Application Forms	01-04-2017			
Last Date for Issue of Application Forms	02-06-2017			
Last Date for Receipt of Completed Application forms	02-06-2017			
(before 5.00 pm)				
Counselling/Admission for all students	07-06-2017			
Reporting/Commencement of Classes	24-07-2017			
TELEPHONE NUMBERS				
Office	0495 - 2287266 / 2287268			
Director's Office	0495 - 2287123			
Co-ordinator - M.Tech	0495 – 2287266 / 2287177/			
	9446012566, 9447541518			
Office Fax	0495 - 2287168			
ADDRESS FOR CORRESPONDENCE				

#### ADDRESS FOR CORRESPONDENCE

DILLES TON CONTINUE				
M.Tech Coordinator, NIELIT, PB # 5,				
NIT Campus P.O., Calicut – 673601, Kerala, India				
e-mail:	mtech@calicut.nielit.in			
Website:	http://nielit.gov.in/calicut or calicut.nielit.gov.in			

#### **OFFICE TIMINGS**

The office timings are from 9.00 am to 5.30 pm with half an hour Lunch break at 1.00 pm. Saturday and Sunday are holidays.

#### **CLASS & LAB TIMINGS**

This program is a practical oriented one, hence there shall be more lab than the theory classes. The classes and labs are from 9.30 am to 12.45 pm and 1.30 pm to 5.00 pm Monday to Friday. During project work, the timings are from 9.15 am to 5.30 pm.

#### PROJECT WORK

The project work of two semester duration is part of the course and can be done in an Industry or in NIELIT during the third and fourth semesters.

#### **PLACEMENT**

We have a placement cell, which provides placement assistance to students who qualify our courses. The Syllabus for this M.Tech is prepared and modified in collaboration with reputed Embedded System Companies in Bangalore and Techno Park Trivandrum such as Wipro, GE Power Controls, Robert Bosch, Philips, Texas Instruments, Analog Devices, Wind River, BBS, MindTree, TATA Elxsi, etc.

The previous years students are placed in companies such as WIPRO, INFOSYS, BOSCH, SIEMENS, MISTRAL, TATA Elxsi, KYOCERA WIRELESS, TI, CAPTRONICS, GDA Tech, HONEYWELL, SANKHYA TECHNOLOGIES, Caterpillar etc.

The students can do their final year project at Industries which indirectly helps them in getting a dream job in addition to the regular placement initiatives.

#### LAB FACILITIES

The centre is equipped with state-of-the art lab facilities in Embedded Systems in the country. These Include,

- Microcontroller Dev. Systems ARM Cortex M3, Intel 8051, 80C196, MPLAB for PIC 16 & 18 series, ARM9, ADS, KEIL 'C' IDE,
- Code Composer Studio, Visual DSP, TI & AD DSP Dev.Systems 'C6000, 'C5400, 'C5500, 'C243, 'C2812, 2191, 21065, 21061 (Sharc) DSPs
- VxWorks & RTLinux RTOS
- Xilinx ISE FPGA Design Tools, Leonardo Spectrum, Model Sim Simulator
- Linux for Embedded Applications, Matlab, Simulink, TI 'C6000 target for Matlab,
- LabView, Universal DATA I/O programmer, PC Based EDA tools (ORCAD)
- 500, 350, 300, 100 MHz Digital Storage & Mixed Signal Oscilloscopes

#### • EMI Test Setup, Wireless LAN, Logic Analyzer, SMD Rework station

#### HOSTEL/CANTEEN FACILITY

We provide hostels with shared accommodation for both women and men at reasonable rent. For men, hostel rent ranges from Rs 850/- to Rs 1300/- per month.

For Women, hostel rent ranges from Rs 1000/- to Rs 1400/- per month.

A canteen is also functioning inside the hostel and food at reasonable rates is available.

#### **LOCATION & HOW TO REACH?**

We are located 22 kms away from Calicut City and is one bus stop before the NITC (REC), Calicut. The bus stop is 'NIELIT' or 'Panthrandu' and the present bus fare is Rs 17.00 from city.

## SPONSORSHIP CERTIFICATE

(This should be typed on the letterhead of the Sponsoring Organization and enclosed with application for admission).

To, THE EXECUTIVE DIRECTOR, NIELIT, CALICUT, PB No. # 5, NIT CAMPUS. P.O, CALICUT, KERALA – 673601

Sub: Sponsoring of an employee for M.Tech Program

Dear Sir,					
We hereby Sponsor the candidature of Shri / Smt. / Kum, an employee in our organization, for joining his / her M.Tech. Program in Embedded Systems / Electronics Design Technology at your Institute as a fulltime candidate.					
Address of the Institution	÷				
Phone number of the Institution	:				
Name and signature of the Sponsoring Authority	:		Date:		
Designation of the Sponsoring Authority	:				

Office Seal

## Proforma for Other Backward Class (Non-Creamy Layer) Certificate

## (CERTIFICATE TO BE PRODUCED BY OTHER BACKWARD CLASSES APPLYING FOR ADMISSIONS TO CENTRAL EDUCATIONAL INSTITUTIONS (CEIs), UNDER THE GOVERNMENT OF INDIA)

	s to certify that Shri/Smt./Kum.	
Son/ I	Daughter of Shri/Smt.	
		of Village/Town
	District/Division	
	State belongs to the	Community
which	is recognized as a backward class under:	
(i)	Resolution No. 12011/68/93-BCC(C) dated 10/09/93 published in the Gazette of India No. 186 dated 13/09/93.	
(ii)	Resolution No. 12011/9/94-BCC dated 19/10/94 published in the Gazette of India Ext 163 dated 20/10/94.	
(iii)	Resolution No. 12011/7/95-BCC dated 24/05/95 published in the Gazette of India Ext 88 dated 25/05/95.	raordinary Part I Section I No
(iv)	Resolution No. 12011/96/94-BCC dated 9/03/96.	
(v)	Resolution No. 12011/44/96-BCC dated 6/12/96 published in the Gazette of India Ext 210 dated 11/12/96.	raordinary Part I Section I No
(vi)	Resolution No. 12011/13/97-BCC dated 03/12/97.	
(vii)	Resolution No. 12011/99/94-BCC dated 11/12/97.	
(viii)	Resolution No. 12011/68/98-BCC dated 27/10/99.	I' B I G I' IN
(ix)	Resolution No. 12011/88/98-BCC dated 6/12/99 published in the Gazette of India Ext 270 dated 06/12/99.	•
(x)	Resolution No. 12011/36/99-BCC dated 04/04/2000 published in the Gazette of India No. 71 dated 04/04/2000.	
(xi)	Resolution No. 12011/44/99-BCC dated 21/09/2000 published in the Gazette of India No. 210 dated 21/09/2000.	Extraordinary Part I Section
(xii)	Resolution No. 12017/9/2000-BCC dated 06/09/2001.	
(xiii)	Resolution No. 12011/1/2001-BCC dated 19/06/2003.	
(xiv)	Resolution No. 12011/4/2002-BCC dated 13/01/2004.	
(xv)	Resolution No. 12011/9/2004-BCC dated 16/01/2006 published in the Gazette of Indi- No. 210 dated 16/01/2006.	a Extraordinary Part I Section
Shri/S	mt./Kumand/or his family	ordinarily reside(s) in the
	District/Division of	State. This is also to
the Go	e/she does not belong to the persons/sections (Creamy Layer) mentioned in Colovernment of India, Department of Personnel & Training O.M. No. 36012/22/93 odified vide OM No. 36033/3/2004 Estt.(Res.) dated 09/03/2004, or the inment of India.	3-Estt.(SCT) dated 08/09/
	ertificate is being issued based on the annual income / status of the parents / guancial year ending March 31, 2017.	ardian of the applicant as
Dated:	District Magistrate/ D	eputy Commissioner, etc.
	Seal	
NOTE	:	
	term 'Ordinarily' used here will have the same meaning as in Section 20 of the Represe	entation of the People Act,

- (a) The term 'Ordinarily' used here will have the same meaning as in Section 20 of the Representation of the People Act, 1950.
- (b) The authorities competent to issue Caste Certificates are indicated below:
- (i) District Magistrate / Additional Magistrate / Collector / Deputy Commissioner / Additional Deputy Commissioner / Deputy Collector /Ist Class Stipendiary Magistrate / Sub-Divisional Magistrate / Taluka Magistrate / Executive Magistrate / Extra Assistant Commissioner (not below the rank of 1st Class Stipendiary Magistrate).
- (ii) Chief Presidency Magistrate / Additional Chief Presidency Magistrate / Presidency Magistrate.
- (iii) Revenue Officer not below the rank of Tehsildar and
- (iv) Sub-Divisional Officer of the area where the candidate and  $\ensuremath{/}$  or his/her family resides.

The date of issue of OBC (NCL) certificate should be after 31 March, 2017

#### Documents to be enclosed along with the application:

- xii. Copies of the Mark Lists & Degree Certificate of the Qualifying Examination.
- xiii. Course Completion Certificate from the Head of the Institution last studied and self attested copies of Mark Lists up to the pre-final semester/ pre-final year for those who have appeared in the qualifying examination and are awaiting results.
- xiv. Copy of the GATE Score Card (if applicable).
- xv. Copy of Community Certificate in the case of Scheduled Caste/Scheduled Tribe candidates from a competent authority not below the rank of a Tahsildar.
- xvi. Copy of Community and non creamy layer Certificate in the case of SEBC candidates from a competent authority not below the rank of a Tahsildar.
- xvii. Copy of Nativity Certificate in the case of NON GATE candidates from Kerala State from competent authority.
- xviii. Copy of proof of Date of Birth.
- xix. Copy of Sponsorship Certificate and Experience Certificate in the case of Sponsored Candidates.
- xx. Proof of payment of application form fee of **Rs 1000.00** for general and **Rs 500.00** for SC/ST candidates.

The application with all the above enclosures and superscribed 'Application for M.Tech Courses - 2017' should be sent by Registered Post/Speed Post on or before 5.00 pm of 02-06-2017 to the

M.Tech - Coordinator, NIELIT, PB No. 5, NITC Campus P.O, Calicut – 673 601 KERALA.

#### Previous Years GATE CUT OFF SCORE

	ES Highest	ES Lowest	EDT Highest	EDT Lowest
2016 - General	483	380	393	359
2016 – SC/ST	344	269	240	

	ES Highest	ES Lowest	EDT Highest	EDT Lowest
2015 - General	625	330	528	325
2015 – SC/ST	282	265	260	260

ES- Embedded Systems EDT – Electronics Design & Technology